Abstract. This paper reports recent progress in the development of a vertical JFET, the purely vertical JFET based on trenched-and-implanted vertical JFET (TI-VJFET) approach that eliminates the need of epitaxial regrowth at middle of device fabrication and the need of a merged lateral JFET to control the vertical JFET. Different structures have been designed to target breakdown voltages ranging from 600V to 1.2kV. Vertical channel width uniformity has been studied, showing the feasibility of achieving below 0.1um variation for reasonably flat wafers of good thickness uniformity. Pitch size of the designs has been reduced compared to early report. Gate trench width has been reduced from 3.8um to 2.3um, aimed at increasing the device current capability. Fabricated device cells have been tested and packaged into multi-cell 30A TI-VJFETs which have been characterized of DC and switching characteristics at room and elevated temperatures. Very fast current rise/fall times of <10ns were observed from RT to 200°C. PSpice model for TI-VJFET has been developed and applied to the performance prediction of 3-phase SiC power inverter, suggesting a high efficiency 97.7% at 200°C junction temperature without using soft-switching scheme. Preliminary experimental demonstration of a PWM-controlled three-phase inverter based on SiC TI-VJFET power board is reported.
Introduction
SiC vertical JFETs (VJFET) are being pursued by a number of teams because VJFETs are free of the low channel mobility and potential gate oxide reliability problems facing SiC MOSFETs [1] . Both normally-off and normally-on SiC VJFETs have been reported [2] [3] [4] [5] . Normally-off VJFET is preferred because it provides direct fail safe protection to high power systems. Based on our patent pending trenched-and-implanted VJFET (TI-VJFET) design reported earlier, we report our recent progress in the design of reduced pitch (gate trench width from 3.8um to 2.3um) TI-VJFETs, in the fabrication of higher current capability TI-VJFETs, and in the PSpice model development for SiC TI-VJFET based three phase inverter performance prediction as well as in the first experimental demonstration of a PWM-controlled SiC TI-VJFET based three phase inverter.
Design and Experiments
In order to increase the TI-VJFET current capability, the pitch size of the device has to be reduced. Furthermore, vertical channel opening uniformity needs to be improved so that a better trade-off can be achieved between blocking voltage and current capability. As shown in Fig.1 , in the most recent batch, the device pitch size has been reduced from 5.2um to 3.7um with the gate trench width reduced from the previous 3.8um to 2.3 um. The channel mesa width uniformity has been shown to be within 0.1um for flat wafers of good total thickness uniformity, excluding 5mm wafer edge region. To target different breakdown voltages, structures with drift layer thickness of 4.3 um to 12 um have been designed. As an example, Fig.2 shows the predicted I-V curves at room temperature and 300 o C for a TI-VJFET designed to block >600V and capable of low leakage up to 300 o C which shows that, if a channel opening of 0.75um can be achieved, the normally-off TI-VJFET designed for up to 300 o C application will be capable of 200A/cm 2 at V F =0.5V (2.5mΩcm 2 ) at room temperature and 75A/cm 2 at V F =1V (13.3mΩcm 2 ) at 300 o C. Fully self-aligned process has been developed to fabricate the TI-VJFETs, eliminating the gate metallization mask which was the only mask that required critical alignment. Fabricated device cells have been mapped and packaged for DC and switching evaluations. Fig.3 shows a packaged TI-VJFET I-V curve tested at ambient temperature of 25 o C (a) and 125 o C (b), demonstrating its capability of blocking around 800V. Note that the gate currents corresponding to the given applied gate voltages are shown, indicating very high current gains of 4,600 at room temperature and 245 at 125 o C, which is much higher than any SiC BJT current gain reported to date and can be further improved.
The fabricated TI-VJFETs are also characterized in a standard inductive load single-ended chopper circuit. In this testing circuit, a power device experiences current and voltage stresses that are common to those in most other power electronics circuits. Turn-on and turn-off waveforms of a TI-VJFET with a load current of 10A and a DC bus voltage of 300V are shown in Fig. 4 at room temperature. It can be seen that the total turn-on/off times including the current rising/falling and voltage falling/rising times are both around 70ns. At both turn-on and turn-off transients, the current rises/falls rapidly within 10-15ns. Considering the fact that the DC current probe has an response time of 7-10ns, current of the tested TI-VJFET can be turned on/off in <10ns time, making it possible to operate at very high frequency. Largest component of the total turn-on/off times in this hard-switching circuit come from the voltage charging/discharging time of the parasitic gate-to-drain capacitance. As the charging/discharging currents have to be provided by the gate driving circuitry, these times depend, to a large extend, on the gate driver. For the switching waveforms shown in Fig. 4, a 10nF capacitor was used in the gate driver to speed up the device switching transients. A larger gate driver capacitor will speed the device up even further. The intrinsic device switching speed could therefore be much faster than 70ns. This is the fastest inductive switching speed reported to date on 
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any normally-off SiC JFETs. It is also worth noting that, due to the voltage-controlled nature of the TI-VJFET, only a very small steady-state gate current (50mA) is used during the characterization. The TI-VJFET devices are also characterized at different temperatures from room temperature to 200°C. The switching waveforms are plotted in Fig 5 for different temperatures. The turn-off time of the device decreases with increasing temperature while its turn-on time increases slightly from RT to 200°C. The total switching loss of the device is found to be insensitive to varying temperature, as can be seen from Fig. 6 . This is important to prevent thermal runaway and make the device stable when switching at high frequency [6] . Six high current (30A) 600V TI-VJFETs have been packaged based on multiple cells for inverter demonstration. Both forward conduction and blocking I-V curves of such a package are shown in Fig.  7 where forward I-V curves measured in both voltage and current driven modes are shown. In order to predict circuit and system performance of these TI-VJFETs, a PSpice model has been developed. The model is applied to a SiC power inverter and predicted a high efficiency of 97.7% under hard-switching conditions. The simulated results are shown in Fig.8(a) and compared to those obtained from experiment in Fig. 8(b) . Good agreement between the two has been obtained. Development works on these devices and systems, such as adopting soft-switching schemes, are continuing to further improve device/system performance and increase power level.
Summary
This paper reports newly developed 4H-SiC TI-VJFETs with reduced trench gate width and cell pitch for improved current capability. Both device DC and switching performances have been characterized at RT and at elevated temperatures. The device demonstrated fast current rise/fall times of <10ns at all temperatures up to 200°C. The developed devices were also used to build a three-phase PWM-controlled inverter, demonstrating substantial power capability. 
